

THE UNIVERSITY OF CHICAGO
LIBRARY
540 EAST 57TH STREET
CHICAGO, ILL. 60637
TEL: 773-936-5000
FAX: 773-936-5000
WWW.CHICAGO.EDU

Attorney: Raymond L. Owens

Date of Mailing: 5-9-01

DRIVE FOR CHOLESTERIC LIQUID CRYSTAL DISPLAYS

CROSS REFERENCE TO RELATED APPLICATION

Reference is made to commonly assigned U.S. Patent Application Serial No. 09/379,776, filed August 24, 1999 by Dwight J. Petruchik et al., and
5 U.S. Patent Application Serial No. 09/723,389, filed November 28, 2000 by David M. Johnson et al., the disclosures of which are incorporated herein by reference.

FIELD OF THE INVENTION

The present invention relates to the electrical drive for reflective
10 memory displays.

BACKGROUND OF THE INVENTION

Currently, information can be displayed using assembled sheets of paper carrying permanent inks or displayed on electronically modulated surfaces such as cathode ray displays or liquid crystal displays. Other sheet materials can
15 carry magnetically writable areas to carry ticketing or financial information, however magnetically written data is not visible.

Current flat panel displays use two transparent glass plates as substrates. In a typical embodiment, such as one set forth in U.S. Patent 5,503,952, a set of electrical traces is sputtered in pattern of parallel lines that
20 form a first set of conductive traces. A second substrate is similarly coated with a set of traces having a transparent conductive coating. Coatings are applied and the surfaces rubbed to orient liquid crystals. The two substrates are spaced apart and the space between the two substrates is filled with a liquid crystal material. Pairs of conductors from either set are selected and energized to alter the optical
25 transmission properties of the liquid crystal material. Such displays are expensive, and currently are limited to applications having long lifetimes.

Fabrication of flexible, electronically written display sheets using conventional nematic liquid crystals materials is disclosed in U.S. Patent 4,435,047. A first sheet has transparent indium-tin-oxide (ITO) conductive areas
30 and a second sheet has electrically conductive inks printed on display areas. The

5

15

20

30

Simple cholesteric memory displays with limited write lines requires a simple electronic writer. Such writer is preferably a single, inexpensive drive chip that is commercially available.

SUMMARY OF THE INVENTION

5 It is an object of the present invention to provide a drive for low cost memory displays generated using coated polymeric dispersed cholesteric liquid crystals on flexible substrates.

It is another object of the present invention to provide a simpler, lower cost method of driving coated polymer dispersed cholesteric materials on
10 flexible substrates.

These objects are achieved by an apparatus for driving a cholesteric liquid crystal display comprising:

- a) the display including cholesteric liquid crystals having a first planar reflective state and a second transparent focal conic state, which is
15 respectively responsive to different applied fields;
- b) an addressing structure having rows and columns of conductors arranged so that when a column and a row overlap, they define a selectable pixel or segment to be viewable or non-viewable;
- c) means for switching between a first and a second fixed
20 voltage;
- d) voltage divider means responsive to the first and second fixed voltages for providing one of two selectable voltages for each column and one of two selectable voltages for each row; and
- e) means for selecting one of the first and second fixed
25 voltages for causing the voltage divider means to provide one of two voltages for a column and one of the two voltages for a row so that a voltage for a particular pixel or segment which will cause such pixel or segment to be in a transparent or reflective state.

The invention reduces the number of voltages required to drive
30 such a display as well as reducing the number of voltage switching elements and

power supplies. It is a feature of the present invention that it can require a single drive chip and single power supply to write a display.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is an isometric partial view of a cholesteric liquid crystal
5 display made in accordance with the present invention;

FIG. 2 is an assembly diagram of the display in FIG. 1 being
attached to a card;

FIG. 3A is a schematic sectional view of a chiral nematic material
in a planar state reflecting light;

10 FIG. 3B is a schematic sectional view of a chiral nematic material
in a focal conic state transmitting light;

FIG. 4 is a plot of the response of a first polymer dispersed
cholesteric material to a pulsed electrical field with a first set of imposed voltages;

FIG. 5 is a schematic representation of a matrix array of cholesteric
15 liquid crystal elements;

FIG. 6 is a front view of the display of FIG.1;

FIG. 7 is an electrical schematic of prior art drive for the display of
FIG. 1;

FIG. 8 is a schematic of the prior art drive of FIG. 7;

20 FIG. 9 is a diagram of the waveforms generated by prior art to
drive the display of FIG. 1;

FIG. 10 is an electrical schematic the new drive scheme operating
on the display of FIG. 1;

FIG. 11 is a diagram of the waveforms generated by the current
25 invention to drive the display of FIG. 1;

FIG. 12 is detail of a first embodiment of the drive in FIG.10; and

FIG. 13 is detail of a second embodiment of the drive in FIG.10.

DETAILED DESCRIPTION OF THE INVENTION

FIG. 1 is an isometric partial view of a new structure for a display
30 10 made in accordance with the invention. Display 10 includes a flexible

substrate 15, which is a thin transparent polymeric material, such as Kodak Estar film base formed of polyester plastic that has a thickness of between 20 and 200 microns. In an exemplary embodiment, substrate 15 can be a 125 micron thick sheet of polyester film base. Other polymers, such as transparent polycarbonate, can also be used.

First patterned conductors 20 are formed over substrate 15. First patterned conductors 20 can be tin-oxide or indium-tin-oxide (ITO), with ITO being the preferred material. Typically the material of first patterned conductors 20 is sputtered as a layer over substrate 15 having a resistance of less than 250 ohms per square. The layer is then patterned to form first patterned conductors 20 in any well known manner. Alternatively, first patterned conductors 20 can be an opaque electrical conductor material such as copper, aluminum or nickel. If first patterned conductors 20 are opaque metal, the metal can be a metal oxide to create light absorbing first patterned conductors 20. First patterned conductors 20 are formed in the conductive layer by conventional lithographic or laser etching means.

A polymer dispersed cholesteric layer 30 overlays first patterned conductors 20. Polymer dispersed cholesteric layer 30 includes a polymeric dispersed cholesteric liquid crystal material, such as those disclosed in U.S. Patent 5,695,682, the disclosure of which is incorporated by reference. Application of electrical fields of various intensity and duration can drive a chiral nematic material (cholesteric) into a reflective state, to a transmissive state, or an intermediate state. These materials have the advantage of maintaining a given state indefinitely after the field is removed. Cholesteric liquid crystal materials can be Merck BL112, BL118 or BL126, available from E.M. Industries of Hawthorne, N.Y.

In the preferred embodiment, polymer dispersed cholesteric layer 30 is E.M. Industries' cholesteric material BL-118 dispersed in deionized photographic gelatin. The liquid crystal material is dispersed at 8% concentration in a 5% deionized gelatin aqueous solution. The mixture is dispersed to create

10 micron diameter domains of the liquid crystal in aqueous suspension. The material is coated over a patterned ITO polyester sheet to provide a 9 micron thick polymer dispersed cholesteric coating. Other organic binders such as polyvinyl alcohol (PVA) or polyethylene oxide (PEO) can be used. Such compounds are
5 machine coatable on equipment associated with photographic films.

Second patterned conductors 40 overlay polymer dispersed cholesteric layer 30. Second patterned conductors 40 should have sufficient conductivity to carry a field across polymer dispersed cholesteric layer 30. Second patterned conductors 40 can be formed in a vacuum environment using
10 materials such as aluminum, tin, silver, platinum, carbon, tungsten, molybdenum, tin or indium or combinations thereof. The second patterned conductors 40 are as shown in the form of a deposited layer. Oxides of said metals can be used to darken second patterned conductors 40. The metal material can be excited by energy from resistance heating, cathodic arc, electron beam, sputtering, or
15 magnetron excitation. Tin-oxide or indium-tin oxide coatings permit second patterned conductors 40 to be transparent.

In a preferred embodiment, second patterned conductors 40 are printed conductive ink such as Electrodag 423SS screen printable electrical conductive material from Acheson Corporation. Such printed materials are finely
20 divided graphite particles in a thermoplastic resin. The second patterned conductors 40 are formed using printed inks to reduce cost display. The use of a flexible support for substrate 15, laser etching to form first patterned conductors 20, machine coating polymer dispersed cholesteric layer 30, and printing second patterned conductors 40 permits the fabrication of very low cost memory displays.
25 Small displays formed using these methods can be used as electronically rewritable tags for inexpensive, limited rewrite applications.

A dielectric can be printed over second patterned conductors 40 and have openings through vias that permit interconnection between second patterned conductors 40 and conductive traces that form traces to define rows 45.

Rows 45 can be the same screen printed electrically conductive material used to form second patterned conductors 40.

FIG. 2, an assembly diagram of display 10 in FIG. 1, is attached to a card 12. Card 12 can be a transparent sheet, approximately 0.5 millimeter in thickness which has information printed on one surface. A non-printed area 13 provides a clear window for viewing the contents of display 10, which has been bonded to the opposite side of card 12. Display 10 in this example has a transparent substrate 15, and is inverted from the position shown in FIG. 1 during the attachment process. Information written to display 10 is seen through non-printed area 13 of card 12 and through transparent substrate 15. Card 12 with attached display 10 can be inserted into a holder (not shown) and contacts 14 can connect during the insertion process to first patterned conductors 20 and rows 45 on display 10 to update information on display 10. Display 10 can be used a financial transaction (credit/debit) card typically requiring less than 10,000 updated images.

FIG. 3A and FIG. 3B show two stable states of cholesteric liquid crystals. In FIG. 3A, a high voltage field has been applied and quickly switched to zero potential, which converts cholesteric liquid crystal to a planar state 22. Incident light 26 striking cholesteric liquid crystal in planar state 22 is reflected as reflected light 28 to create a bright image. In FIG. 3B, application of a lower voltage field leaves cholesteric liquid crystals in a transparent focal conic state 24. Whenever incident light 26 strikes a cholesteric liquid crystal in focal conic state 24, such light is transmitted. Second patterned conductors 40 can be black which will absorb incident light 26 to create a dark image when the liquid crystal material is in focal conic state 24. As a result, a viewer perceives a bright or dark image depending on if the cholesteric material is in planar state 22 or focal conic state 24, respectively.

FIG. 4 is a plot of the response of a cholesteric material to a pulsed electrical field. Such curves can be found in U.S. Patents 5,453,863 and 5,695,682 and are also found in the above-cited Drzaic reference. For a given pulse time,

typically between 5 and 200 milliseconds, a pulse at a given voltage can change the optical state of a cholesteric liquid crystal. The prior art written for cholesteric displays covers displays built using expensive conventional flat panel display processes. Consequently, current state of the art requires bipolar voltage drive schemes for cholesteric displays to prevent ionic damage. The bipolar drives require at least two voltages and two separate semiconductor switching elements for each drive line.

In an experiment, gelatin dispersed cholesteric material dispersed and coated to the preferred embodiment was coated over ITO coated flexible substrate 15 to form polymer dispersed cholesteric layer 30. A one inch square conductive patch was printed over the gelatin dispersed cholesteric material to provide a field across the coating. A 20 millisecond unipolar field was switched across display 10 every 5 seconds to switch the state of the material between the planar and focal conic states. The gelatin dispersed cholesteric material was driven through a limited life test of 10,000 rewrites. The life testing was equivalent to 200 seconds of continuous applied unipolar voltage to display 10. The test patch operated with no apparent visible degradation throughout the life test. The life test was then extended to 100,000 cycles. The test display 10 continued to perform with little degradation. From this experiment, it was concluded that polymeric dispersed cholesteric materials on flexible substrates 15 with printed conductors can be driven by unipolar (DC) fields for at least the limited number of life cycles needed for limited-life display applications. Such displays benefit from a drive scheme that uses inexpensive, simple switching chips operating on a single voltage.

FIG. 5 is a schematic representation of a matrix array of cholesteric liquid crystal elements written using a unipolar drive scheme. Row voltage V_R is set midway between V_3 and V_4 on a selected row while the remaining rows are set to a ground voltage. A positive or negative column voltage V_c is set across all columns 47 to offset V_R to either focal conic voltage V_3 or planar voltage V_4 , depending on the desired final state of a row of pixels. The positive and negative

column voltages VR-V3 and V4-VR are less than disturbance voltage V1 so that rows at ground potential experience voltages less than disturbance voltage V1 and are not changed. These material characteristics permit sequential row writing.

FIG. 6 is a front view of particular embodiment of display 10 having a matrix addressing structure in accordance with the present invention. In this embodiment display 10 has two seven-segment characters that have been built so that segments from each character are connected to form seven rows and transparent electrodes under each character acting as columns 47. Looking through substrate 15, a transparent conducting layer has etch lines 21 which define first patterned conductor 20, which are transparent conductive electrodes over each seven-segment character. Polymer dispersed cholesteric layer 30 is coated behind patterned first conductors 20. A portion of polymer dispersed cholesteric material 30 is removed to form connection area 32 for each character. Second patterned conductors 40 were printed to form the seven segments of each character within the boundaries of first patterned conductor 20. Dielectric 42 was printed across the display and has through vias to permit electrical connection to each character segment formed by second patterned conductor 40. A final layer of conductive material was printed across the back of the display to form rows 45 and columns 47. The completed display is an addressable matrix cholesteric display. Display 10 has seven rows 45 and two columns 47 for each of two characters, for a total of less than nine driven lines. It is advantageous to drive display 10 with a single driver chip. Where one of the column 47 and the second patterned conductor 40 connected to row 45 overlap, they define a selectable pixel or segment to be viewable or non-viewable.

FIG. 7 is an electrical schematic of typical prior art used to drive the display of FIG. 1 based on the teaching in U.S. Patent 5,644,330. Four power supplies are needed to supply +Vc, -Vc, +VR, -VR and ground. Each line output of must switch one of three voltages to each line of a matrix display. Conventional bipolar drive schemes, as disclosed in U.S. Patent 5,748,277, require the use of expensive analog switching elements 55 as found in a Supertex HV204 8-Channel

High Voltage Analog Switch. One analog switch is required for each voltage applied to each trace of the display. Such expensive chips prohibit low cost commercialization. Even more complex switching schemes have been proposed which increase the number of power supplies and analog switches are disclosed in
5 other patents, such as U.S. Patent 5,748,277.

FIG. 8 is a more detailed view of the drive used in FIG. 7. Four power supplies are needed to supply $+V_c$, $-V_c$, $+V_R$, $-V_R$ and ground. Separate drive chips, row driver 60 and a column driver 65 are required for the rows and column voltages. Digital data is fed to row driver 60 and column driver 65. A set
10 of shift registers in the drivers receives and latches binary state data. The latched data control the operation of switches 55, which are high voltage bilateral DMOS switches. Multiple switches 55 must be combined to provide multiple voltages to each row or column of display 10.

FIG. 9 is a diagram of the waveforms used by prior art using the
15 bipolar drive scheme shown in FIG. 7. A bipolar row voltage V_R can be applied to a selected row, while a bipolar column voltage V_c is applied either in phase or out of phase with the row voltage V_R . If the bipolar voltages are out of phase, the pixel will experience alternating bipolar high pixel voltage V_p corresponding to V_4 and be written into the planar state (P). If the two voltages are in phase, then a
20 pixel experiences lower alternating bipolar pixel voltage V_p corresponding to V_3 and is written into the focal conic state (FC). Columns 47 held at a ground state (0) experience a bipolar alternating column voltage V_c as an alternating AC field equivalent to half the voltage difference between V_4 and V_3 . Column voltage is less than disturbance voltage V_1 to preserve the image state of unwritten,
25 grounded rows.

A schematic of a drive scheme in accordance with the current invention is shown in FIG. 10. A single driver chip 67 is used to apply unipolar fields to display 10 using passive components 70. Instead of expensive analog switches, the new drive uses simple push-pull outputs to switch a set of outputs
30 between a fixed high voltage, in the exemplary embodiment 90 volts, and second

lower voltage, which in the example is ground. Such a chip can be the STV7699 plasma display driver from ST Microelectronics, which has a set of 64 output lines controlled by a set of shift registers 50 which switches each output 56 between single chip voltage or ground. In the exemplary embodiment, disturbance voltage
5 V1 is 20 volts, focal conic voltage V3 is 60 volts and planar voltage V4 is 90 volts.

FIG. 11 is a diagram of the waveforms used to write display 10 using the new drive scheme. One output of single driver chip 67 is used to supply a switchable single chip voltage Vsc, in the exemplary embodiment 90 volts, to
10 passive components 70. When display 10 is not being written, single chip voltage Vsc is supplied to passive components 70 kept at ground. When 90 volt is "ON" to supply passive components 70, row voltage VR is shifted to 15 volts. The 15 volts act as the ground state for the writing process. Column voltages Vc being at true ground nominally applies -15 volts potential for pixel voltage Vp. That
15 voltage is below disturbance voltage V1. A row of data is written by switching row voltage VR high to 90 volts. Column voltage Vc is switched to 30 volts to convert cholesteric liquid crystal into the focal conic state (FC) or remains grounded to convert cholesteric liquid crystal into the planar state (P). Unwritten rows held at zero volts until they experience either -15 and +15 volts from column
20 voltage Vc as rows are written. The 15 volt ripple is below disturbance voltage V1, and image data in unwritten rows are not disturbed. At the end of writing, all outputs of single driver chip 67 are set to the ground to the "OFF" state, and no fields are present on display 10.

A first configuration of passive components 70 is shown in
25 FIG. 12. Passive components 70 include sets of resistors which act as a voltage divider to provide select output voltages from fixed single chip voltage Vsc. A first set of resistors on each row output causes row voltage VR to switch between 90 and 15 volts. One output of single driver chip 67 supplies single chip voltage Vsc to passive components 70 used to generate row voltage VR. Supplying single
30 chip voltage Vsc through a dedicated output line permits display 10 to be

grounded after writing by switching all outputs to ground. A second set of resistors on each column output switches column voltage V_c between 0 and 30 volts. Passive components 70 provide one of two voltages for a column and one of the two voltages for a row from a common fixed single chip voltage V_{sc} . The

5 voltages supplied to a particular pixel or segment provide a unipolar field that causes such pixel or segment to be in a transparent or reflective state.

A second scheme using passive components 70 is shown in FIG. 13. The second configuration use a set of resistors and a diode 71 to provide the correct row voltages V_R and column voltages V_c . A set of resistors provides

10 the intermediate voltage on each output, and diodes 71 eliminate switching to ground potential for row voltages V_R and switching to single chip voltage V_{sc} for column voltages. The diode configuration permits the drive to be used with displays 10 having high capacitance. With higher display capacitance, the rise and fall time of the applied voltages increases affects display image quality.

15 Replacing each series resistor from the first embodiment with diodes 71 permits fast rise and fall times for displays with high capacitance. In the embodiment having diodes 71, single chip voltage V_{sc} is be supplied to every set of passive components 70 in this configuration again through one of outputs 56. Switching all outputs 56 to ground will drive display 10 to a zero field state.

20 The invention has been described in detail with particular reference to certain preferred embodiments thereof, but it will be understood that variations and modifications can be effected within the spirit and scope of the invention.

PARTS LIST

10	display
12	card
13	non-printed area
14	contacts
15	substrate
20	first patterned conductors
21	etch lines
22	planar state
24	focal conic state
26	incident light
28	reflected light
30	polymer dispersed cholesteric layer
32	connection area
40	second patterned conductors
42	dielectric
45	row
47	columns
50	shift registers
55	switches
56	outputs
60	row driver
65	column driver
67	single driver chip
70	passive components
71	diodes
FC	focal conic
P	planar

00051368 : 050901

[illegible]